Device Fabrication
The key process flow used in this work is schematically illustrated in Fig. 1 . The starting material is p-type (100) SIMOX wafer. To thin the top silicon layer down to 48 nm, the initial oxide is grown and etched. An amorphous-Si/SiO 2 layer is stacked on the active region and dry-etched after the e-beam patterning to make the channel hardmask. A 40-nm TEOS sidewall spacer is formed before the S/D implantation. As + ions are implanted at energy of 20 keV and a dose of 1 10 ⅹ 15 /cm 2 as shown in Fig. 1 a) . For the groove formation, a 100-nm TEOS dummy layer is deposited and dry-etched after the e-beam lithography as show in Fig. 1 b) . To make the silicon fin, the SOI is dry-etched across the channel hardmask and groove mask as shown in Fig. 1 c) . The buried oxide layer underneath a silicon channel is removed by using wet etching and then the cavity is formed under the fin as shown in Fig. 1 d) . A 5-nm sacrificial oxidation process is used to remove the damaged layer due to dry etching. After eliminating the sacrificial oxide, a 2.4-nm thick gate oxide is grown. A poly-silicon layer is deposited using LPCVD and doped with POCl 3 . The gate is formed by the etchback process. The S/D doping profiles are diffused to the fin edge by a proper annealing process. Finally, back-end processes such as ILD deposition, photo-lithography for the contact, and aluminum metallization are performed. Fig. 2 shows top view microscope images of a self-aligned GAA MOSFET. Fig. 3 shows the SEM image of the channel hardmask and the groove formation. In this device, the gate length might be smaller than the groove width due to the oxide growth on (110) surfaces at the edge of the S/D during the gate oxidation. The fin width is reduced by the sacrificial and gate oxidation. Therefore, the minimal gate length and the fin width are evaluated at 35 and 20 nm, respectively.
Results and Discussion
Fig . 4 shows the I d -V g curve of the self-aligned GAA MOSFET with the 35-nm gate length and 20-nm fin width. The linear extrapolation method is used to extract the threshold voltage. Driving currents are normalized by the fin width, 20 nm. For this device, the threshold voltage, drain-induced barrier lowing (DIBL) and subthreshold slope (SS) are -272 mV, 79.0 mV/V and 45.2 mV/dec, respectively. The value of the threshold voltage appears impractical since we use the n + poly-silicon gate without channel doping. However, this problem can be rectified by using metal or metal silicide gates with an appropriate work function [6] .
Transconductance characteristics are also shown in Fig. 4 . The maximum transconductance of 690 mS/mm is obtained. We have confirmed that DIBL and SS are properly suppressed in spite of the short channel length. Due to a large source/drain structure, driving current is high. Fig. 6 shows DIBL as a function of the physical gate length for the self-aligned GAA MOSFETs. The fin width and the fin height are fixed at 30 and 48 nm, respectively. As the gate length increases, DIBL gradually decreases. DIBL is very well controlled and dose not exceed 50 mV. The very low DIBL demonstrates the advantage of GAA MOSFETs. The reason for less SCE is that the channel is tightly controlled by the surrounded gate electrodes.
Conclusion
Self-aligned GAA MOSFETs have been successfully fabricated. A complete self-aligned structure is implemented by using conventional CMOS processes. The devices also have wide S/D fan-out regions. Minimal gate length and fin width are 35 and 20 nm, respectively. The gate oxide thickness is 2.4 nm. The fabricated devices show the robust SCE immunity and the large current drivability. a) Channel hardmask formation and source/drain implantation after SOI thinning. b) Groove mask formation using TEOS deposition, e-beam lithography and dry etching c) SOI etching across the channel hardmask and the groove mask to form the groove d) Bottom oxide removal using dry and wet etching e) Gate oxidation and n + poly-silicon gate formation
